| | Title and code of subject, | ETR 463 Digital Microelectronics 6 ECTS | | |
|-------------------|--|--|---|--|
| | number of credits | | | |
| | Department | Physics & Electronics | | |
| | Program | Bachelor | | |
| | Academic semester | Fall, 2022 | | |
| | Lecturer | M.Sc Babak Emdadi | | |
| | E-mail: | emdadi.babak2021@khazar.org | | |
| | Phone number: | +994 507136561 | | |
| | Lecture room/Schedule | 11 Mehseti Street, (Neftchilar camp | us) | |
| | Consultations | | | |
| | English | | | |
| language | | | | |
| • 1 | Major | | | |
| subject | | | | |
| | Textbooks: | | | |
| additional | • | & Nikolil, "Digital Integrated Circuits | s," Prentice Hall, 2nd | |
| materials | edition, 2003. | | | |
| | | rid Harris, "CMOS VLSI design: a cir | rcuits and systems | |
| | perspective," Addison W | Vesley, 3rd edition, 2004. | | |
| Teaching | Lecture | | Х | |
| methods | Group discussion | | Х | |
| | Experiential exercise | | _ | |
| | Quiz, Classroom Exams | | Х | |
| Assessment | Components | Date/ Deadline | Percent (%) | |
| | Active participation | At each lesson | 10 | |
| | Quizzes | During the semester | 10 | |
| | Attendance | | 10 | |
| | Midterm exam | | 30 | |
| | Final exam | | 40 | |
| | Final | | 100 | |
| | This course examines the design and technologies underlying modern digital microelectronic systems. The list of topics include: Introduction to fabrication processes; Design rules (revisited); Transistor models. | | | |
| Course | This course aims to design and technologies underlying modern digital microelectronic | | | |
| objectives | systems. | | - | |
| Learning | On successful completion of | this course students will be able to: | | |
| outcomes (LO)) | Design digital logic gates and standard cells at transistor schematic and corresponding layouts level in CMOS technology using CMOS logic gates, pseudo-nMOS, footed and footless domino logic families. | | | |
| | layouts level in CMC | OS technology using CMOS logic gat | | |
| | layouts level in CMC and footless domino2. Explain and evaluate | OS technology using CMOS logic gat | g on CMOS circuit | |
| | layouts level in CMC and footless domino 2. Explain and evaluate operation and perform minimise delay. 3. Model the effect of it | OS technology using CMOS logic gat logic families. e the effect of the parasitic and loadin | g on CMOS circuit e margin and ways to | |
| | layouts level in CMC and footless domino 2. Explain and evaluate operation and performinimise delay. 3. Model the effect of in problems arising from | OS technology using CMOS logic gat logic families. e the effect of the parasitic and loadin mance in terms of size, area and noise nterconnect upon a design and to app | es, pseudo-nMOS, footed g on CMOS circuit e margin and ways to ly strategies to mitigate | |
| | layouts level in CMC and footless domino Explain and evaluate operation and perform minimise delay. Model the effect of in problems arising from Explain the function PLA circuits. | OS technology using CMOS logic gat logic families. e the effect of the parasitic and loadin mance in terms of size, area and noise nterconnect upon a design and to app m interconnect loading. | g on CMOS circuit e margin and ways to ly strategies to mitigate gn basic CMOS ROM and | |

| [| | | | |
|--------------|---|--|--|--|
| Rules | Preparation for class | | | |
| (Educational | The structure of this course makes your individual study and preparation outside the | | | |
| policy and | class extremely important. The lecture material will focus on the major points | | | |
| behavior) | introduced in the text. Reading the assigned chapters and having some familiarity with | | | |
| | them before class will greatly assist your understanding of the lecture. Afterthe | | | |
| | lecture, you should study your notes and work relevant problems and cases from the | | | |
| | | | | |
| | end of the chapter and sample exam questions. | | | |
| | Withdrawal (pass/fail) | | | |
| | This course strictly follows grading policy of the School of Humanities, Education | | | |
| | and Social sciences. Thus, a student is normally expected to achieve a mark of at least | | | |
| | 60% to pass. In case of failure, he/she will be required to repeat the course the | | | |
| | following term or year. | | | |
| | Cheating/plagiarism | | | |
| | Cheating or other plagiarism during the Quizzes, Mid-term and Final Examinations will | | | |
| | lead to paper cancellation. In this case, the student will automatically get zero (0), | | | |
| | without any considerations. | | | |
| | Professional behavior guidelines | | | |
| | The students shall behave in the way to create favorable academic and professional | | | |
| | • | | | |
| | environment during the class hours. Unauthorized discussions and unethical behavior | | | |
| | are strictly prohibited. | | | |
| | Attendance | | | |
| | Students who attend the whole classes will get 5 marks. for three absence student loses | | | |
| | 1 mark. | | | |
| | Quizzes | | | |
| | There will be a quizzes per two weeks. The quizzes will be announced in the classroom | | | |
| | two weeks before and will relate to homework. | | | |
| | • Activity | | | |
| | Students who will be active during discussion of past lessons will be awarded with one | | | |
| | ÷ ^ | | | |
| | activity mark. | | | |

This program reflects the comprehensive information about the subject and information about any changes will be provided in advance.

| Week | Dates | Subject topics | Textbook/ |
|------|-----------|--|----------------|
| | (planned) | | Assignments |
| 1 | | Introduction to the course and presentation of practical structure | |
| | | | [2] p. 2-16 |
| 2 | | Introduction to fabrication processes, design rules (revisted). Transistor | [1] p. 4-20 |
| | | models (revisited from third year electronics) and layout issues and ASIC | [1] p.30-52 |
| | | design flow | [1] p. 24-28 |
| | | | [1] p. 67-81 |
| 3 | | VLSI design methodology and leaf cell design | [2] p. 31-57 |
| | | | [2] p. 76-85 |
| 4 | | Performance estimation of CMOS complex gates and interconnected modules using logical effort | [2] p. 113-146 |
| | | | [2] p. 153-155 |
| 5 | | Static and dynamic CMOS logic families and adders design | [1] p. 216-240 |
| | | | [3] p. 124-148 |

| | Quiz 1(Lec1-Lec4) | [1] p. 242-251 |
|----|---|--|
| | | |
| 6 | Memory structures and operation | [2] p. 173-198 [2] p. 201-208 [2] p. 201-208 |
| 7 | Low power design and system level consideration Quiz 2(Lec5-Lec6) | [2] p. 271-300 [2] p. 310-314 |
| 8 | Mid-term exam | |
| 9 | Demonstrating the design of CMOS gates and transistor sizing | [2] p. 384-422 [2] p. 425-427 |
| 10 | CMOS circuits layout and delay estimation | [2] p. 565-588 [2] p. 596-600 |
| 11 | CMOS circuits delay estimation using logical effort Quiz 3 (Lec9-Lec10) | [2] p. 602-635 [2] p. 667-693 [2] p. 636-638 [2] p. 694-698 |
| 12 | Delay path estimation using logical effort | [2] p. 764-788 [2] p. 801-805 |
| 13 | PLA and memory Design | [2] p. 807-825 [2] p. 845-850 |
| 14 | Recap of all covered material Quiz 4 (Lec11-Lec13) | |
| 15 | Solving problems and ambiguities of students about the course Solving extra examples | |
| | Final Exam | |

A